

REDUCING CLOCK SKEW BY POWER SUPPLY ISOLATION

Abstract

A method and apparatus for reducing clock skew by isolating power distribution to a clock tree from chip logic is provided. Further, the present invention uses separate leads through a circuit board to distribute power from a power supply to a clock tree and a chip logic.

17806_1